

United States Patent and Trademark Office

H

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspid.gev

DATE MAILED: 01/16/2002

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/688,203	10/16/2000	Kenichiro Nakagawa	NEC00P264-ks	8790	
7:	590 01/16/2002				
McGinn & Gibb PC			EXAMINER		
Suite 100 1701 Clarendon Boulevard			COLLINS, DEVEN M		
Arlington, VA	22209		ART UNIT	PAPER NUMBER	
			2823		

Please find below and/or attached an Office communication concerning this application or proceeding.

			_							
	·	Applic	ation No.	Applicant(s)						
		09/688	3,203	NAKAGAWA, KE	NICHIRO					
	Office Action Summary	Examir	ner	Art Unit	I					
		D. M. C	Collins	2823	}					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply										
THE M - Extensi after SI - If the pi - If NO p - Failure - Any rep	RTENED STATUTORY PERIOD F. ALLING DATE OF THIS COMMUNI on of time may be available under the provisions X (6) MOXITS from the making date of this coam- X (6) MOXITS from the making date of this coam- tion of the major period for the provisions to reply within the set or estended period for reply y received by the Office later than them comets a patient term adjustment. See 37 CFR 1.794(b).	CATION. of 37 CFR 1.136(a). In no unication.)) days, a reply within the tutory period will apply an will, by statute, cause the	event, however, may a re statutory minimum of thirty d will expire SIX (6) MONT application to become ABA	ply be timely filed (30) days will be considered time "HS from the mailing date of this of the control of the	ely. communication.					
1)🖾	Responsive to communication(s) fil	ed on <u>31 December</u>	<u>er 2001</u> .							
2a)	This action is FINAL.	2b)⊠ This action	is non-final.							
	Since this application is in condition closed in accordance with the pract				he merits is					
Dispositio	n of Claims									
4) 🛛 🤇	Claim(s) 1-12 is/are pending in the	application.								
4	a) Of the above claim(s) 7-12 is/are	withdrawn from co	onsideration.							
5) 🗌 🤇	Claim(s) is/are allowed.									
6)⊠ (Claim(s) <u>1-6</u> is/are rejected.									
7) 🗌 🤇	Claim(s) is/are objected to.									
8) 🗌 (Claim(s) are subject to restric	tion and/or electio	n requirement.							
Applicatio	n Papers									
9)∐ Ti	he specification is objected to by the	Examiner.								
10)[] TI	he drawing(s) filed on is/are:	a) accepted or b)	objected to by th	e Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).										
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.										
_	If approved, corrected drawings are re-		Office action.							
,—	he oath or declaration is objected to	by the Examiner.								
•	nder 35 U.S.C. §§ 119 and 120									
	Acknowledgment is made of a claim	for foreign priority	under 35 U.S.C. §	119(a)-(d) or (f).						
,	All b) Some * c) None of:									
	Certified copies of the priority									
	Certified copies of the priority			-						
	B. Copies of the certified copies application from the Internet the attached detailed Office action	ational Bureau (Po	CT Rule 17.2(a)).		l Stage					
14) 🗌 Ac	knowledgment is made of a claim f	or domestic priority	/ under 35 U.S.C. {	§ 119(e) (to a provisiona	al application).					
,	The translation of the foreign lar cknowledgment is made of a claim t		• • •							
Attachment(s)									
2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (P ation Disclosure Statement(s) (PTO-1449) P			tummary (PTO-413) Paper Noternal Patent Application (P						

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01)

Art Unit: 2823

DETAILED ACTION

Election/Restriction

 Applicant's election without traverse of Group II, claims 1-6 in Paper No. 4 is acknowledged.

Claim Rejections - 35 USC § 102

 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- Claims 1-6 are rejected under 35 U.S.C. 102(b) as being unpatentable over Shimizu et al. (5,683,923, dated 11/4/97).

Shimizu et al. show the method as claimed in the Figures 1-64 with corresponding text. In re claim 1, Shimizu disclose a method of manufacturing a semiconductor memory device capable of electrically writing and erasing data, said semiconductor memory device (figs. 1, 2) having a plurality of cell transistors 9 for storing data, each of said cell transistors having a floating gate

Art Unit: 2823

electrode 5 and a control gate electrode 7, and a plurality of select transistors for controlling and selecting said cell transistors 9, said method comprising the steps of:

before forming the control gate electrodes 7 of said cell transistors, exposing a surface of a substrate 1 directly above channel regions 14 of said select transistors fabricated in the same process as the cell transistors 9;

forming gate insulating films 11 of said select transistors on the exposed surface of the substrate 1; and

forming the control gate electrodes 7 of said cell transistors and forming gate electrodes of said select transistors on said gate insulating films 11.

In re claim 2, Shimizu disclose the method of manufacturing a semiconductor memory device (figs. 1, 2) according to claim 1, further comprising the step of:

simultaneously forming a first diffused layer

serving as source 10 and drain 9 regions of said cell transistors and a second diffused layer serving as source and drain regions of said select transistors.

In re claim 3, Shimizu disclose the method of manufacturing a semiconductor memory device (figs. 1, 2) according to claim 1, further comprising the steps of:

forming gate insulating films 11 of transistors of a peripheral circuit comprising a logic operation circuit (col. 17, par. 2), simultaneously with the gate insulating films 11 of said select transistors:

Art Unit: 2823

and forming gate electrodes (5, 7) of the transistors of said peripheral circuit simultaneously with the gate electrodes of said select transistors.

In re claim 4, Shimizu disclose

the method of manufacturing a semiconductor memory device (figs. 1, 2) according to claim 2, further comprising the steps of:

forming gate insulating films 11 of transistors of a peripheral circuit comprising a logic operation circuit, simultaneously with the gate insulating films 11 of said select transistors;

and forming gate electrodes (5, 7) of the transistors of said peripheral circuit simultaneously with the gate electrodes of said select transistors.

In re claim 5, Shimizu disclose the method of manufacturing a semiconductor memory device (figs. 1, 2) according to claim 3, wherein the gate insulating films 11 of said select transistors have a film thickness which is the same as the film thickness of the gate insulating film of a transistor which requires a high withstand voltage, among the transistors of said peripheral circuit.

In re claim 6, Shimizu disclose the method of manufacturing a semiconductor memory device (figs. 1, 2) according to claim 4, wherein the gate insulating films 11 of said select transistors have a film thickness which is the same as the film thickness of the gate insulating film 11 of a transistor which requires a high withstand voltage, among the transistors of said peripheral circuit.

Art Unit: 2823

Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure.

5. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Examiner Deven M. Collins whose telephone number is (703)

305-7840. The examiner can normally be reached on Monday-Friday from 6:30 AM to 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael

M. Fahmy, can be reached on (703) 308-4918. The fax phone number for this Group is (703)

305-3432.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the Group receptionist whose telephone number is (703) 308-

0956.

DMC

January 14, 2002

SUPERVISORY PRIMA

TECHNOLO